System-on-Chip Test Architectures: Nanometer Design for Testability (Systems on Silicon)

432 EGP
LiveOut of stock

Modern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed... more on CAIRO BOOKS

Buy it from CAIRO BOOKS

System-on-Chip Test Architectures: Nanometer Design for Testability (Systems on Silicon) Details

  • The best price of System-on-Chip Test Architectures: Nanometer Design for Testability (Systems on Silicon) by CAIRO BOOKS in Egypt is 432 EGP
  • Available payment methods are
    Cash on Delivery
  • Delivery fees are 10 EGP, with delivery expected within 5-8 day(s)
  • Similar products to System-on-Chip Test Architectures: Nanometer Design for Testability (Systems on Silicon) are sold at CAIRO BOOKS with prices starting at 420 EGP
  • The first appearance of this product was on Aug 20, 2014
  • Amongst similar products of System-on-Chip Test Architectures: Nanometer Design for Testability (Systems on Silicon) the cheapest price is 420 EGP from CAIRO BOOKS

CAIRO BOOKS's Description

Modern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed the semiconductor industry to keep pace with the increased performance-capacity demands from consumers. As a result, semiconductor test costs have been growing steadily and typically amount to 40% of today's overall product cost. This book is a comprehensive guide to new VLSI Testing and Design-for-Testability techniques that will allow students, researchers, DFT practitioners, and VLSI designers to master quickly System-on-Chip Test architectures, for test debug and diagnosis of digital, memory, and analog/mixed-signal designs. KEY FEATURES * Emphasizes VLSI Test principles and Design for Testability architectures, with numerous illustrations/examples. * Most up-to-date coverage available, including Fault Tolerance, Low-Power Testing, Defect and Error Tolerance, Network-on-Chip (NOC) Testing, Software-Based Self-Testing, FPGA Testing, MEMS Testing, and System-In-Package (SIP) Testing, which are not yet available in any testing book. * Covers the entire spectrum of VLSI testing and DFT architectures, from digital and analog, to memory circuits, and fault diagnosis and self-repair from digital to memory circuits. * Discusses future nanotechnology test trends and challenges facing the nanometer design era; promising nanotechnology test techniques, including Quantum-Dots, Cellular Automata, Carbon-Nanotubes, and Hybrid Semiconductor/Nanowire/Molecular Computing. * Practical problems at the end of each chapter for students.

Reviews of System-on-Chip Test Architectures: Nanometer Design for Testability (Systems on Silicon)

  • No reviews exist yet for this product.

Similar Products

ProductStorePricePayment methodsDelivery timeFees

Store: CAIRO BOOKS

Price: 420 EGPPayment methods:
Cash on Delivery
Delivery time: 5-8 day(s) Fees : 10 EGP Buy it

Store: CAIRO BOOKS

Price: 520 EGPPayment methods:
Cash on Delivery
Delivery time: 5-8 day(s) Fees : 10 EGP Buy it

Store: CAIRO BOOKS

Price: 528 EGPPayment methods:
Cash on Delivery
Delivery time: 5-8 day(s) Fees : 10 EGP Buy it

Store: CAIRO BOOKS

Price: 576 EGPPayment methods:
Cash on Delivery
Delivery time: 5-8 day(s) Fees : 10 EGP Buy it

Store: CAIRO BOOKS

Price: 596.40 EGPPayment methods:
Cash on Delivery
Delivery time: 5-8 day(s) Fees : 10 EGP Buy it

Store: CAIRO BOOKS

Price: 864 EGPPayment methods:
Cash on Delivery
Delivery time: 5-8 day(s) Fees : 10 EGP Buy it